| | SLO | ENG | Cookies and privacy

Bigger font | Smaller font

Show document Help

Title:PROGRAMIRLJIVE STRUKTURE FPGA NIZKE KOMPLEKSNOSTI
Authors:ID Mlakar, Žiga (Author)
ID Stergar, Janez (Mentor) More about this mentor... New window
Files:.pdf UNI_Mlakar_Ziga_2014.pdf (4,73 MB)
MD5: 0702F31FC832AA7B775CF0F1E729FE47
 
Language:Slovenian
Work type:Bachelor thesis/paper
Typology:2.11 - Undergraduate Thesis
Organization:FERI - Faculty of Electrical Engineering and Computer Science
Abstract:Namen diplomskega dela je demonstracija nekaterih funkcionalnosti testne plošče Basys 2. Za načrtovanje smo uporabili programsko orodje Xilinx ISE WebPack. Obravnavali smo načrtovanje na klasičen način z vnosom kode VHDL in novejši grafični način, ter ju primerjali. Preučili smo strukturo načrtovalske plošče, ter na njej predstavili in implementirali primer kombinacijskega in sekvenčnega logičnega vezija oz. avtomat.
Keywords:FPGA, VHDL, Basys 2, logična vezja
Place of publishing:Maribor
Publisher:[Ž. Mlakar]
Year of publishing:2014
PID:20.500.12556/DKUM-46233 New window
UDC:004.312:007.52(043.2)
COBISS.SI-ID:18772246 New window
NUK URN:URN:SI:UM:DK:1MZOQNYC
Publication date in DKUM:26.05.2015
Views:1995
Downloads:108
Metadata:XML DC-XML DC-RDF
Categories:KTFMB - FERI
:
Copy citation
  
Average score:(0 votes)
Your score:Voting is allowed only for logged in users.
Share:Bookmark and Share



Hover the mouse pointer over a document title to show the abstract or click on the title to get all document metadata.

Secondary language

Language:English
Title:PROGRAMMABLE FPGA STRUCTURES OF LOWER COMPLEXITY
Abstract:The purpose of this thesis is to demonstrate some of the features of the Basys 2 design platform. For design we used Xilinx ISE WebPack software tool. We have presented the classic and modern design method for logic circuit design. We compared the old fashioned approach with VHDL input as well as the quicker graphical approach using ISE WebPack. We have examined the structure of the design platform and implemented examples of combinational and sequential logic circuit with a finite state machine example.
Keywords:FPGA, VHDL, Basys 2, logic circuits


Comments

Leave comment

You must log in to leave a comment.

Comments (0)
0 - 0 / 0
 
There are no comments!

Back
Logos of partners University of Maribor University of Ljubljana University of Primorska University of Nova Gorica